




Computerized Analysis & Simulation Ltd

Cooling Challenges from Chip to Data Center Level

CAS Ltd. - Computerized Analysis & Simulation

Dr. Eldad Levy

cas@cas.co.il

+972-04-8580024

Semisrael2025

November 2025



Who We Are

- *Innovative CA service provider in the field of mechanical, thermal, dynamical and CFD systems.*
- *Established in 1995, Today we are 12 workers.*
- *Specialization in providing a complete range of engineering consulting, starting from the first conceptual design, and up to the final testing stages, using cutting edge computerized tools such as, FE (Finite Elements) and CFD (Computerized Fluid Dynamic) software.*
- *Engineering Consulting, Conceptual Design and Simulation:*
 - *Mechanical*
 - *Dynamical and rigid body*
 - *CFD design aspects*
 - *Optimization*
 - *Thermal*
 - *Full system modeling*
 - *Multi discipliner*
- *Environmental and Verification Testing*
- *Marketing & Supporting – Simulation and CAD Software*



Introduction

- As computing power continues to grow—driven primarily by the increasing demands of artificial intelligence—cooling has become a critical challenge at every level of electronic systems, from individual chips to entire data centres
- At the chip level, rising power densities require advanced thermal management techniques, precise thermal design at the board and TIM levels, and optimized heat exchangers. At the server and rack levels, efficient heat removal depends on the coordinated design of airflow, liquid cooling loops, and component layout. At the data center scale, energy efficiency and sustainability rely on system-level strategies such as hot and cold aisle containment and advanced liquid cooling architectures





Way Thermal/CFD Simulations ?

By using system numerical model simulation (FVM/FEM) we can :

- **Early Identification of Thermal Issues** – Detect potential overheating or thermal bottlenecks before physical prototyping, reducing costly redesigns.
- **Optimized Thermal Management** – Enable engineers to refine the design, by Examining "what if" scenarios.
- **Reduced Development Time and Cost** – Minimize the number of physical prototypes and tests needed by validating designs virtually.
- **Improved Reliability and Performance** – Ensure components operate within safe temperature limits, extending product lifetime and stability and examining failure scenarios
- **Enhanced Design Insight** – Provide detailed visualization of temperature distribution and heat flow, supporting better design decisions.



Why Do We Need To Address The Temperature Difference Near To The Component?

- Example:

Electronic module with electronic component 14 x 10 mm , powered by 50 W

$$\Delta T_{TIM} = Q \times R = \frac{Q \cdot \Delta x}{K \cdot A}$$

$$Q = 50 \text{ [W]}$$

$$A = 0.014 \times 0.01 = 0.00014 \text{ m}^2$$


$$K = 1 \text{ [W/m} \cdot \text{k]}$$

$$\Delta x = 0.001 \text{ [m]}$$

$$\Delta T_{TIM} = \frac{50 \cdot 0.001}{1 \cdot 0.00014} = 357 \text{ }^{\circ}\text{C}$$

$$K = 10 \text{ [W/m} \cdot \text{k}] \Rightarrow \Delta T_{TIM} = 36 \text{ }^{\circ}\text{C}$$


$$\Delta x = 0.0005 \text{ [m]} \Rightarrow \Delta T_{TIM} = 18 \text{ }^{\circ}\text{C}$$





Electronic System Design Workflow






- *Requirement verification*
 - *Base line design- Important !*
 - *Power*
 - *Environmental conditions*
 - *General allowable temperatures*
- *Concepts*
 - *No mechanical/electronic model yet*
- *Preliminary design (“PDR”)*
 - *Basic design data*
- *Detailed design/verification (“CDR”)*
 - *Final mechanic*
 - *Final placement layout and layer*










Chip Level Simulation

- Power densities
- Heat slag
- Via
- Thermal expansion
- Substrate conductivity
- PCB component cross talk
- θ_{jc} , θ_{jb} , θ_{ja} Test










Chip/Packaged Level Simulation









Chip/Packaged Level Simulation Thermal Via Influences





Card Level – Simple Example



PCI – HHL – Model and temperature map at 250 LFM






Card Level - Dynamic - Modal Analysis


Electronic Module



Mode 1 – 392 Hz



Mode 2 – 455 Hz





Mode 3 – 529 Hz





Advance Cooling Techniques

- **Heat pipe/Vapor chamber**

- High conductivity due to boiling process






- **TEC** – active cooling
Low efficiency



- **Liquid cooling**

- Regular
- Two-phase liquid cooling



- **Graphite/ Graphene**





- **Cooling powder** 😊



Chassis Level – “What If Case”




?






Heat sink Operations Free Convection Example




Base plate:
200x100x4 mm

Pins




Fins



91.73


85.0











Data Center Booming Liquid Cooling Influences

- The AI leads to increasing in computing power and the adopting of liquid cooling due to the higher thermal density and air-cooling limitation, but at typical modern hybrid data center, the cooling is roughly 80% liquid/20% air , and CFD simulation is still needed for the air-cooling part.






Data Center Structure And Simulations










Mobil Phone

Mechanics Model and Results (Temperatures)



Front side CTS = 0.8


Back side CTS = 0.84



Central Plot
Displacement(Mag)
Analysis system
1.000E-02
-1.000E-02
-1.405E-02
-1.204E-02
-1.000E-02
-8.000E-03
-6.021E-03
-4.014E-03
-2.007E-03
-0.000E+00

Min = 1.000E-02
Node 226643
Max = 0.000E+00
Node 100000

Result: D:\Win-Structure\14167_cas\Oprand\result\plot.dwg on Tuesday, 1/2/2012
Loadstep 1: Time = 0.000s+000
Frame 1





Thanks
Questions ?

